diff options
author | Felix Held <felix-coreboot@felixheld.de> | 2021-12-17 01:50:05 +0100 |
---|---|---|
committer | Felix Held <felix-coreboot@felixheld.de> | 2021-12-18 02:06:28 +0000 |
commit | 09f7303518c796d7633eb996dfa18ecb26fd6260 (patch) | |
tree | 28f8cbfe02ab517ea832dda4b3266ce9c198b564 /src/soc/amd | |
parent | f5dfe248ce30ff91a02430b925f3e4bd5dda955a (diff) |
soc/amd/common/block/acpimmio/print_reset_status: add missing status bit
Both the Picasso PPR #55570 Rev 3.18 and the Cezanne PPR #56569 Rev 3.03
define bit 9 of the PM_RST_STATUS register as internal Thermal Trip
reset status bit.
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: Ida8b13fe62b16c18fc9924520b83220e73eca624
Reviewed-on: https://review.coreboot.org/c/coreboot/+/60184
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Diffstat (limited to 'src/soc/amd')
-rw-r--r-- | src/soc/amd/common/block/acpimmio/print_reset_status.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/amd/common/block/acpimmio/print_reset_status.c b/src/soc/amd/common/block/acpimmio/print_reset_status.c index 3825753f84..309401e420 100644 --- a/src/soc/amd/common/block/acpimmio/print_reset_status.c +++ b/src/soc/amd/common/block/acpimmio/print_reset_status.c @@ -33,6 +33,7 @@ void fch_print_pmxc0_status(void) [3] = "ThermalTripFromTemp", [4] = "RemotePowerDownFromASF", [5] = "ShutDownFan0", + [9] = "InternalThermalTrip", [16] = "UserRst", [17] = "SoftPciRst", [18] = "DoInit", |