diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2019-04-24 12:29:44 +0200 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2019-04-25 15:56:28 +0000 |
commit | 74f9fe6e58f949001a34866505cecca16aa0de03 (patch) | |
tree | a46a7d5f92669425a05f8394918c1b6be1e74c91 /src/soc/amd/stoneyridge/lpc.c | |
parent | 5417c84f7d525d1db8f4abbf3ef4da527dd52cd6 (diff) |
cpu/intel/car/non-evict: Select NO_FIXED_XIP_ROM_SIZE
CPU's featuring a non eviction mode cache the whole ROM.
Therefore XIP stages don't need to follow some alignment constraints.
Change-Id: I4a30f31baa0f90279c0690ceb6aefea6de461bd9
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32442
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/soc/amd/stoneyridge/lpc.c')
0 files changed, 0 insertions, 0 deletions