aboutsummaryrefslogtreecommitdiff
path: root/src/soc/amd/stoneyridge/acpi/sb_pci0_fch.asl
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2018-09-26 16:23:41 -0600
committerMartin Roth <martinroth@google.com>2018-10-01 14:32:34 +0000
commit1d9a46ba9a289691325d2dece09c3d4ebd15439a (patch)
tree170a53ff5401e2e82528f79b19d95f459d5716e1 /src/soc/amd/stoneyridge/acpi/sb_pci0_fch.asl
parentd61e347bffae29e6db179641652602226711e401 (diff)
amd/stoneyridge: Load AOAC and USB gnvs values
Indicate the devices that are enabled. This is somewhat rudimentary, but could be improved in a later patch (e.g. get settings from devicetree). Calculate values that may be used for reinitializing the xHCI firmware. Add the EHCI BAR's current base address to gnvs. BUG=b:77602074 Change-Id: I8af69c030eb2353ad75beeb2bfd3bef24abff04c Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/28767 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/stoneyridge/acpi/sb_pci0_fch.asl')
0 files changed, 0 insertions, 0 deletions