summaryrefslogtreecommitdiff
path: root/src/soc/amd/sabrina/Kconfig
diff options
context:
space:
mode:
authorRitul Guru <ritul.bits@gmail.com>2022-04-04 13:33:01 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-07-04 14:00:55 +0000
commitd3dae3deb6d391b3bac76177e16fdf74a7260324 (patch)
tree9f9b26da3670c0e94c2ccaef26e1416089f0f33c /src/soc/amd/sabrina/Kconfig
parentc6d0a4c1a854cb51907bcf67b829954624bcff08 (diff)
soc/amd/sabrina: Add support for Rembrandt SoC as base SoC
This change adds new Rembrandt SoC support by defining it as base SoC of sabrina as sabrina is derived from Rembrandt SoC. All the needed changes for Rembrandt SoC will be applied under SOC_AMD_REMBRANDT config. Change-Id: I1c9392918cc2c6b511d467f99aceefc725750ce6 Signed-off-by: Ritul Guru <ritul.bits@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63353 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/amd/sabrina/Kconfig')
-rw-r--r--src/soc/amd/sabrina/Kconfig21
1 files changed, 17 insertions, 4 deletions
diff --git a/src/soc/amd/sabrina/Kconfig b/src/soc/amd/sabrina/Kconfig
index e6a9875b3e..2e9022f24c 100644
--- a/src/soc/amd/sabrina/Kconfig
+++ b/src/soc/amd/sabrina/Kconfig
@@ -2,12 +2,23 @@
# TODO: Check if this is still correct
+config SOC_AMD_REMBRANDT_BASE
+ bool
+
config SOC_AMD_SABRINA
bool
+ select SOC_AMD_REMBRANDT_BASE
help
AMD Sabrina support
-if SOC_AMD_SABRINA
+config SOC_AMD_REMBRANDT
+ bool
+ select SOC_AMD_REMBRANDT_BASE
+ help
+ AMD Rembrandt support
+
+
+if SOC_AMD_REMBRANDT_BASE
config SOC_SPECIFIC_OPTIONS
def_bool y
@@ -88,7 +99,8 @@ config ARCH_ALL_STAGES_X86
config CHIPSET_DEVICETREE
string
- default "soc/amd/sabrina/chipset.cb"
+ default "soc/amd/sabrina/chipset_sabrina.cb" if SOC_AMD_SABRINA
+ default "soc/amd/sabrina/chipset_rembrandt.cb"
config EARLY_RESERVED_DRAM_BASE
hex
@@ -231,7 +243,8 @@ config ECAM_MMCONF_BUS_NUMBER
config MAX_CPUS
int
- default 8
+ default 8 if SOC_AMD_SABRINA
+ default 16
help
Maximum number of threads the platform can have.
@@ -489,4 +502,4 @@ config RWB_REGION_ONLY
endif # VBOOT_SLOTS_RW_AB && VBOOT_STARTS_BEFORE_BOOTBLOCK
-endif # SOC_AMD_SABRINA
+endif # SOC_AMD_REMBRANDT_BASE