diff options
| author | Martin Roth <gaumless@gmail.com> | 2022-11-20 20:30:18 -0700 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-11-24 15:16:45 +0000 |
| commit | 8180427a16ce0ae3138a6d3204ddd15ebd8142b3 (patch) | |
| tree | 2f9072ed048a4aeefe30cd2c6b2b682cc4454059 /src/soc/amd/picasso | |
| parent | 5e3798ca484b48843662c84967cc6ac88fa789dd (diff) | |
soc/amd: Define post codes
For the most part, this doesn't change any post codes, simply making the
existing post-codes into macros.
picasso/romstage.c did get a couple of post codes removed to match the
other files.
The POST_ROMSTAGE and POST_BOOTBLOCK codes are intended to become global
at some point, while the POST_AGESA and POST_PSP codes would stay AMD
specific.
Change-Id: I007a09b6a3ed3280bac674cd74e298ec5c408ab7
Signed-off-by: Martin Roth <gaumless@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69867
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/amd/picasso')
| -rw-r--r-- | src/soc/amd/picasso/romstage.c | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/src/soc/amd/picasso/romstage.c b/src/soc/amd/picasso/romstage.c index 9958af2221..846460df3b 100644 --- a/src/soc/amd/picasso/romstage.c +++ b/src/soc/amd/picasso/romstage.c @@ -3,6 +3,7 @@ #include <acpi/acpi.h> #include <amdblocks/memmap.h> #include <amdblocks/pmlib.h> +#include <amdblocks/post_codes.h> #include <commonlib/helpers.h> #include <console/console.h> #include <cpu/cpu.h> @@ -13,16 +14,14 @@ void __noreturn romstage_main(void) { - post_code(0x40); + post_code(POST_ROMSTAGE_MAIN); /* Snapshot chipset state prior to any FSP call. */ fill_chipset_state(); - post_code(0x43); fsp_memory_init(acpi_is_wakeup_s3()); memmap_stash_early_dram_usage(); - post_code(0x44); run_ramstage(); } |