summaryrefslogtreecommitdiff
path: root/src/soc/amd/picasso/chip.c
diff options
context:
space:
mode:
authorKarthikeyan Ramasubramanian <kramasub@google.com>2021-03-18 23:16:29 -0600
committerMartin Roth <martinroth@google.com>2021-03-22 03:40:42 +0000
commit4f87ae1d4a3a597f1260534001bd99160cc8ca99 (patch)
treed9b2e6f2a396744b9a10f8f3cc7106d85c0afdc7 /src/soc/amd/picasso/chip.c
parent0dbea48d46013c004014a024ad8717d049e67c8d (diff)
soc/amd/common/block/i2c: Move SoC agnostic parts into common
The logic behind I2C bus initialization, I2C MMIO base address getter and setter, I2C bus ACPI name resolution are identical for all the AMD SoCs. Hence moving all the SoC agnotic parts of the driver into the common driver and just configure the SoC specific parts into individual I2C drivers. BUG=None TEST=Build Dalboz and Grunt. Boot to OS in Dalboz. Ensure that the I2C peripherals are detected as earlier in Dalboz. Verify some I2C peripheral functionality like trackpad and touchscreen. Change-Id: Ic9c99ec769d7d8ad7e1e566fdf42a5206657183d Signed-off-by: Karthikeyan Ramasubramanian <kramasub@google.com> Suggested-by: Kyosti Malkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51509 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Raul Rangel <rrangel@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/picasso/chip.c')
-rw-r--r--src/soc/amd/picasso/chip.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/amd/picasso/chip.c b/src/soc/amd/picasso/chip.c
index 9f9ca24968..6a6c49e28f 100644
--- a/src/soc/amd/picasso/chip.c
+++ b/src/soc/amd/picasso/chip.c
@@ -14,7 +14,7 @@
#include <fsp/api.h>
/* Supplied by i2c.c */
-extern struct device_operations picasso_i2c_mmio_ops;
+extern struct device_operations soc_amd_i2c_mmio_ops;
/* Supplied by uart.c */
extern struct device_operations picasso_uart_mmio_ops;
@@ -51,7 +51,7 @@ static void set_mmio_dev_ops(struct device *dev)
case APU_I2C2_BASE:
case APU_I2C3_BASE:
case APU_I2C4_BASE:
- dev->ops = &picasso_i2c_mmio_ops;
+ dev->ops = &soc_amd_i2c_mmio_ops;
break;
case APU_UART0_BASE:
case APU_UART1_BASE: