summaryrefslogtreecommitdiff
path: root/src/soc/amd/common/block
diff options
context:
space:
mode:
authorRex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com>2021-12-06 10:20:42 +0800
committerHung-Te Lin <hungte@chromium.org>2021-12-08 11:32:14 +0000
commiteb102ccbd6a41d55478a8b9a95ef1f093ecaf82a (patch)
treeb30de10ab73f6f5752429863695f2d8faca02409 /src/soc/amd/common/block
parentd22e921178bcbdf1c72a19f95a1067f9074aaf58 (diff)
soc/mediatek/mt8186: Correct SPI_HZ for PLL
The SPI speed is 218.4MHz, so correct the value of SPI_HZ. BUG=b:202871018 TEST=build pass Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com> Change-Id: I6e8ba10a851e1507405cdd41939a176462734487 Reviewed-on: https://review.coreboot.org/c/coreboot/+/59939 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/soc/amd/common/block')
0 files changed, 0 insertions, 0 deletions