summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne
diff options
context:
space:
mode:
authorFelix Held <felix.held@amd.corp-partner.google.com>2021-09-20 16:27:27 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-09-27 13:40:34 +0000
commit9f17fa33f9eb393b71bff98cfbbac3501ad0d422 (patch)
tree19f0f8749b39575e01553e853df1de0a658b5868 /src/soc/amd/cezanne
parent1140b7cc726912ecd6b554398e3f6cfb1f72a8d2 (diff)
soc/amd/cezanne/early_fch: move mb_set_up_early_espi into if block
mb_set_up_early_espi should only be called when SOC_AMD_COMMON_BLOCK_USE_ESPI is selected. TEST=None Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ic8ad724a2a79c1995fbe9d97f11a0f69eed9435c Reviewed-on: https://review.coreboot.org/c/coreboot/+/57781 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/amd/cezanne')
-rw-r--r--src/soc/amd/cezanne/early_fch.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/src/soc/amd/cezanne/early_fch.c b/src/soc/amd/cezanne/early_fch.c
index fdacb9f525..bddcbee418 100644
--- a/src/soc/amd/cezanne/early_fch.c
+++ b/src/soc/amd/cezanne/early_fch.c
@@ -35,9 +35,10 @@ static void reset_i2c_peripherals(void)
/* Initialize port80h routing early if needed */
void configure_port80_routing_early(void)
{
- mb_set_up_early_espi();
- if (CONFIG(SOC_AMD_COMMON_BLOCK_USE_ESPI))
+ if (CONFIG(SOC_AMD_COMMON_BLOCK_USE_ESPI)) {
+ mb_set_up_early_espi();
espi_setup();
+ }
}
/* Before console init */