summaryrefslogtreecommitdiff
path: root/src/security/tpm/tss.h
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-09-29 07:03:37 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-10-01 01:55:01 +0000
commit9137cbd5e4bc7040282ce9eb6fb75e8f251bcffa (patch)
treee2b200a4c62ded5c65b79917a2f348ac5c2498f9 /src/security/tpm/tss.h
parent444d2af9a9b99244967dba978325f2d3bc4dfeb1 (diff)
intel/i945: Delay bridge VGA IO enable to ramstage
Change-Id: Ifc54ecc96b6d9d79d5a16b2d7baeae70b59275c9 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35676 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/security/tpm/tss.h')
0 files changed, 0 insertions, 0 deletions