summaryrefslogtreecommitdiff
path: root/src/security/intel/txt
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-01-13 03:16:03 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-01-14 15:42:46 +0000
commit2e4fa0cb589776feb38f3530fc14b57d627670a3 (patch)
tree8ec3a06bf5b112cb15e324fe653525dd6196c162 /src/security/intel/txt
parent62ef88f3e902c92ca9e0c20bd6abf094468eafed (diff)
soc/amd/cezanne: add remaining non-ACPI parts of UART support
The ACPI part still needs some more code to be in place, so add that later. TEST=Together with the currently not merged rest of the amdfw patch train applied this results in working serial console in bootblock in Majolica. Change-Id: Ia844e86a80c19026ac5b47a5a1e91c2553ea5cca Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49378 Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/security/intel/txt')
0 files changed, 0 insertions, 0 deletions