diff options
author | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-05-25 06:33:29 +1000 |
---|---|---|
committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2014-05-25 07:53:56 +0200 |
commit | 08280cb99ba415f453b9bc84cc65bfc874fa1f93 (patch) | |
tree | 2dd4bb070cfe96463dc4636afc55d287267fc804 /src/northbridge | |
parent | 636cd6134639bff67dc7eb25e3279d588dd7742a (diff) |
northbridge/intel/e7505/raminit.c: Silence warn of unused func
Spotted by Clang.
Change-Id: Iec34a23d0cf193ca6a4af0407b0763bf77ea03b3
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/5845
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/northbridge')
-rw-r--r-- | src/northbridge/intel/e7505/raminit.c | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/src/northbridge/intel/e7505/raminit.c b/src/northbridge/intel/e7505/raminit.c index 455f3ab5e4..e5920df0bd 100644 --- a/src/northbridge/intel/e7505/raminit.c +++ b/src/northbridge/intel/e7505/raminit.c @@ -104,6 +104,7 @@ static const uint32_t refresh_rate_map[] = { #define MAX_SPD_REFRESH_RATE ((sizeof(refresh_rate_map) / sizeof(uint32_t)) - 1) +#ifdef VALIDATE_DIMM_COMPATIBILITY // SPD parameters that must match for dual-channel operation static const uint8_t dual_channel_parameters[] = { SPD_MEMORY_TYPE, @@ -114,6 +115,7 @@ static const uint8_t dual_channel_parameters[] = { SPD_PRIMARY_SDRAM_WIDTH, SPD_NUM_BANKS_PER_SDRAM }; +#endif /* VALIDATE_DIMM_COMPATIBILITY */ /* Comments here are remains of e7501 or even 855PM. * They might be partially (in)correct for e7505. @@ -623,7 +625,7 @@ static uint8_t spd_get_supported_dimms(const struct mem_controller *ctrl) break; } } -#endif +#endif /* VALIDATE_DIMM_COMPATIBILITY */ // Code around ROMCC bug in optimization of "if" statements #ifdef ROMCC_IF_BUG_FIXED |