summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2022-12-25 06:45:03 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-26 08:53:07 +0000
commite007893a8e7a771724c84160560f75fc96ca6906 (patch)
tree52b0ac6c6b87dbaa58ddb8d88f0b6a203d1c4be8 /src/northbridge/intel
parent2369818c3d7dfa596210983e6583a9dfceb0e770 (diff)
nb/intel/ironlake/acpi: Replace Index(a, b) with ASL 2.0 syntax
Change-Id: I6af7131e151700569d50e8bc42bfaeb7a58fa7d3 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/71507 Reviewed-by: Felix Singer <felixsinger@posteo.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/ironlake/acpi/hostbridge.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/ironlake/acpi/hostbridge.asl b/src/northbridge/intel/ironlake/acpi/hostbridge.asl
index d2e5eb1036..a2bc2ba46b 100644
--- a/src/northbridge/intel/ironlake/acpi/hostbridge.asl
+++ b/src/northbridge/intel/ironlake/acpi/hostbridge.asl
@@ -98,7 +98,7 @@ Device (MCHC)
While (Local0 < Local1) {
/* Store _PSS entry Control value to Local2 */
- Local2 = DeRefOf (Index (DeRefOf (Index (\_SB.CP00._PSS, Local0)), 4)) >> 8
+ Local2 = DeRefOf (DeRefOf (\_SB.CP00._PSS[Local0])[4]) >> 8
If (Local2 == Arg0) {
Return (Local0 - 1)
}