diff options
| author | Marc Jones <marc.jones@amd.com> | 2008-04-22 22:11:31 +0000 |
|---|---|---|
| committer | Marc Jones <marc.jones@amd.com> | 2008-04-22 22:11:31 +0000 |
| commit | da4ce6b45157060447cb02fa15349f7de3f531ff (patch) | |
| tree | b2b8c34dbff559f715f7832f59a6703a6870625c /src/northbridge/intel | |
| parent | 0ab8cddf02f592a34f3c555ba78a11eaf66a59c0 (diff) | |
Add early MSR and PCI register initialization.
This fixes many default setting as well as erratas.
Some CPU core functions were moved from the HT init and platform specific code to the generic Fam10 CPU code.
Signed-off-by: Marc Jones <marc.jones@amd.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3248 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions