diff options
| author | Martin Roth <martin.roth@se-eng.com> | 2014-11-16 17:32:56 -0700 |
|---|---|---|
| committer | Martin Roth <gaumless@gmail.com> | 2014-12-05 16:19:45 +0100 |
| commit | 09dd70ebb8f31b36d536f05af289e8edc069c893 (patch) | |
| tree | 647abf9a48259029b3e718487299e7e2c171d8e8 /src/northbridge/intel | |
| parent | 3cf6aea871e4b5929959124356a7775ff21d65ac (diff) | |
drivers/intel/fsp: add upd macros and #defines
Add macros and #defines for working with the UPD data. This makes
the code look much cleaner.
Remove the UPD_ENABLE / UPD_DISABLE from fsp_rangeley/chip.h and include
the fsp_values header instead. This fixes a conflict.
Change-Id: I72c9556065e5c7461432a4593b75da2c8a220a12
Signed-off-by: Martin Roth <martin.roth@se-eng.com>
Reviewed-on: http://review.coreboot.org/7487
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/northbridge/intel')
| -rw-r--r-- | src/northbridge/intel/fsp_rangeley/chip.h | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/src/northbridge/intel/fsp_rangeley/chip.h b/src/northbridge/intel/fsp_rangeley/chip.h index 24609a107e..80a22bf1ea 100644 --- a/src/northbridge/intel/fsp_rangeley/chip.h +++ b/src/northbridge/intel/fsp_rangeley/chip.h @@ -21,6 +21,7 @@ #define _FSP_RANGELEY_CHIP_H_ #include <arch/acpi.h> +#include <drivers/intel/fsp/fsp_values.h> struct northbridge_intel_fsp_rangeley_config { @@ -36,8 +37,6 @@ struct northbridge_intel_fsp_rangeley_config { uint8_t SpdBaseAddress_1_0; uint8_t SpdBaseAddress_1_1; -#define UPD_ENABLE 1 -#define UPD_DISABLE 0 uint8_t EnableLan; uint8_t EnableSata2; uint8_t EnableSata3; |