diff options
| author | Nico Huber <nico.h@gmx.de> | 2018-05-26 20:34:21 +0200 |
|---|---|---|
| committer | Nico Huber <nico.h@gmx.de> | 2018-05-31 15:09:30 +0000 |
| commit | 6197b7698875271a2b72e730040ec7e9260a454c (patch) | |
| tree | e72c8e2392d0293cd8461468855cdf111424b7f9 /src/northbridge/intel | |
| parent | b4953a93aa855afcf801d6f7d48df18f31ee2598 (diff) | |
cpu/x86/mtrr: Prepare for ROM_SIZE > 16MiB
Most, if not all, chipsets have MMIO between 0xfe000000 and 0xff000000.
So don't try to cache more than 16MiB of the ROM. It's also common that
at most 16MiB are memory mapped.
Change-Id: I5dfa2744190a34c56c86e108a8c50dca9d428268
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/26567
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions