aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/x4x/memmap.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2021-02-12 08:17:35 +0100
committerAngel Pons <th3fanbus@gmail.com>2021-02-16 20:56:56 +0000
commit030d338bb23459dfd2f3f710e92a4031845c0e13 (patch)
treeeea1df3e126f2ad25827b064ff4cd12463d8ec19 /src/northbridge/intel/x4x/memmap.c
parent06c761ca948544861ef50cb494a1043839259b5f (diff)
nb/intel: Add missing <types.h>
Add needed but missing <types.h>. Change-Id: I801be1ca8da4b1641941d5571d2aa298470f407b Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50578 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/x4x/memmap.c')
-rw-r--r--src/northbridge/intel/x4x/memmap.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/x4x/memmap.c b/src/northbridge/intel/x4x/memmap.c
index 5114e0bc3e..6170e41a3c 100644
--- a/src/northbridge/intel/x4x/memmap.c
+++ b/src/northbridge/intel/x4x/memmap.c
@@ -4,7 +4,6 @@
#include <cbmem.h>
#include <commonlib/helpers.h>
-#include <stdint.h>
#include <arch/romstage.h>
#include <device/pci_ops.h>
#include <device/pci_def.h>
@@ -14,6 +13,7 @@
#include <northbridge/intel/x4x/x4x.h>
#include <program_loading.h>
#include <cpu/intel/smm_reloc.h>
+#include <types.h>
/** Decodes used Graphics Mode Select (GMS) to kilobytes. */
u32 decode_igd_memory_size(const u32 gms)