aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/x4x/Makefile.inc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-02 06:11:28 +0300
committerMartin Roth <martinroth@google.com>2019-08-03 17:36:01 +0000
commitaba8fb115802df289007ae9df3269d65cfd008c5 (patch)
treebcc7d7fd9a8b32f408b1446d158e7520fcc0abce /src/northbridge/intel/x4x/Makefile.inc
parent26a682c9441b4f7312ff9f69d22029841aa245bd (diff)
intel/i945,gm45,pineview,x4x: Move stage cache support function
Let garbage-collection take care of stage_cache_external_region() when it is not needed and move implementation to a suitable file already building for needed stages. Change-Id: Ic32adcc62c7ee21bf38e2e4e5ece00524871b091 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34670 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/northbridge/intel/x4x/Makefile.inc')
-rw-r--r--src/northbridge/intel/x4x/Makefile.inc3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/northbridge/intel/x4x/Makefile.inc b/src/northbridge/intel/x4x/Makefile.inc
index cc0a97d052..3118b0980e 100644
--- a/src/northbridge/intel/x4x/Makefile.inc
+++ b/src/northbridge/intel/x4x/Makefile.inc
@@ -30,8 +30,5 @@ ramstage-y += gma.c
ramstage-y += northbridge.c
postcar-y += ram_calc.c
-romstage-$(CONFIG_CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM) += stage_cache.c
-ramstage-$(CONFIG_CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM) += stage_cache.c
-postcar-$(CONFIG_CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM) += stage_cache.c
endif