summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-01-16 14:19:37 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-02-27 09:46:29 +0000
commitd2d2aef6a3222af909183fb96dc7bc908fac3cd4 (patch)
treeff01f96984d46138bf3ab0bb253f04024d9fb0e1 /src/northbridge/intel/sandybridge
parent5fd1d5ad1258407ade7fe8f72672c878bdfd8f05 (diff)
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
Many generations of Intel hardware have identical code concerning the RCBA. Change-Id: I33ec6801b115c0d64de1d2a0dc5d439186f3580a Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/23287 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/northbridge/intel/sandybridge')
-rw-r--r--src/northbridge/intel/sandybridge/early_init.c1
-rw-r--r--src/northbridge/intel/sandybridge/sandybridge.h1
2 files changed, 2 insertions, 0 deletions
diff --git a/src/northbridge/intel/sandybridge/early_init.c b/src/northbridge/intel/sandybridge/early_init.c
index 2f1b790bcb..612e25b116 100644
--- a/src/northbridge/intel/sandybridge/early_init.c
+++ b/src/northbridge/intel/sandybridge/early_init.c
@@ -24,6 +24,7 @@
#include <cbmem.h>
#include <pc80/mc146818rtc.h>
#include <romstage_handoff.h>
+#include <southbridge/intel/common/rcba.h>
#include "sandybridge.h"
static void sandybridge_setup_bars(void)
diff --git a/src/northbridge/intel/sandybridge/sandybridge.h b/src/northbridge/intel/sandybridge/sandybridge.h
index 8bbfae92a0..a3b4faad1d 100644
--- a/src/northbridge/intel/sandybridge/sandybridge.h
+++ b/src/northbridge/intel/sandybridge/sandybridge.h
@@ -58,6 +58,7 @@
#define IOMMU_BASE2 0xfed91000ULL
#include <southbridge/intel/bd82x6x/pch.h>
+#include <southbridge/intel/common/rcba.h>
/* Everything below this line is ignored in the DSDT */
#ifndef __ACPI__