aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/sandybridge.h
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-04-24 17:31:49 -0500
committerRonald G. Minnich <rminnich@gmail.com>2013-05-01 07:11:22 +0200
commit243aa44b74935cfc969106dbbe2420ee4a2c39b2 (patch)
tree645ee8f1e41ad05d2e29d786c86454bf406f82fa /src/northbridge/intel/sandybridge/sandybridge.h
parent40131cfa46bc195ad3bdf2ce9b9af67dcbfd71ca (diff)
boot: remove cbmem_post_handling()
The cbmem_post_handling() function was implemented by 2 chipsets in order to save memory configuration in flash. Convert both of these chipsets to use the boot state machine callbacks to perform the saving of the memory configuration. Change-Id: I697e5c946281b85a71d8533437802d7913135af3 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/3137 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/northbridge/intel/sandybridge/sandybridge.h')
-rw-r--r--src/northbridge/intel/sandybridge/sandybridge.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/northbridge/intel/sandybridge/sandybridge.h b/src/northbridge/intel/sandybridge/sandybridge.h
index bb1b1a396f..291ea46d8b 100644
--- a/src/northbridge/intel/sandybridge/sandybridge.h
+++ b/src/northbridge/intel/sandybridge/sandybridge.h
@@ -233,8 +233,6 @@ struct mrc_data_container {
struct mrc_data_container *find_current_mrc_cache(void);
#if !defined(__PRE_RAM__)
-void update_mrc_cache(void);
-
#include "gma.h"
int init_igd_opregion(igd_opregion_t *igd_opregion);
#endif