aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/romstage.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-03-16 08:40:06 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-03-16 11:46:58 +0000
commit74aa99a5435ce3a1b984a3e0e5a0b696d6f6165d (patch)
treef4b9a4812620dedae0d786340bbf18ab247cc395 /src/northbridge/intel/sandybridge/romstage.c
parent4b7202e250b322e6347de5483abb61bbf92de18c (diff)
src: Drop unused '#include <halt.h>'
Change-Id: Ie7afe77053a21bcf6a1bf314570f897d1791a620 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31921 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/northbridge/intel/sandybridge/romstage.c')
-rw-r--r--src/northbridge/intel/sandybridge/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/romstage.c b/src/northbridge/intel/sandybridge/romstage.c
index c979897354..d48bac4a0f 100644
--- a/src/northbridge/intel/sandybridge/romstage.c
+++ b/src/northbridge/intel/sandybridge/romstage.c
@@ -27,7 +27,6 @@
#include <cpu/intel/romstage.h>
#include <device/pci_def.h>
#include <device/device.h>
-#include <halt.h>
#include <northbridge/intel/sandybridge/chip.h>
#include <southbridge/intel/bd82x6x/pch.h>
#include <southbridge/intel/common/gpio.h>