aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/romstage.c
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2016-11-18 09:29:03 -0700
committerMartin Roth <martinroth@google.com>2016-11-21 23:43:54 +0100
commit128c104c4d3b91d3371b03840af460d776af819d (patch)
treebb0621ae2c90b512948ba9fee350cf42a49f4db3 /src/northbridge/intel/sandybridge/romstage.c
parentc6ec8dd1cb2303f7f7a71f0f494a6fc30b93dff4 (diff)
nb/intel: Fix some spelling mistakes in comments and strings
Change-Id: I4a8297397d878e38516c8df19dd311c7ef19ec06 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/17478 Tested-by: build bot (Jenkins) Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/northbridge/intel/sandybridge/romstage.c')
-rw-r--r--src/northbridge/intel/sandybridge/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/romstage.c b/src/northbridge/intel/sandybridge/romstage.c
index a2ca1c1835..738e2851af 100644
--- a/src/northbridge/intel/sandybridge/romstage.c
+++ b/src/northbridge/intel/sandybridge/romstage.c
@@ -72,7 +72,7 @@ void mainboard_romstage_entry(unsigned long bist)
/* Initialize superio */
mainboard_config_superio();
- /* USB is inited in MRC if MRC is used. */
+ /* USB is initialized in MRC if MRC is used. */
if (CONFIG_USE_NATIVE_RAMINIT) {
early_usb_init(mainboard_usb_ports);
}