aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/raminit_sandy.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-01-05 22:31:41 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-01-09 14:17:50 +0000
commit1aba2a32e890228a817dbc32a92607b336e7ea32 (patch)
treeb7ce97705f9307d2ec8e5f273a89731798c1ec43 /src/northbridge/intel/sandybridge/raminit_sandy.c
parentd5be4e4046a1ef89672f57e8c5674f95b66c97ae (diff)
nb/intel/sandybridge: Make MCHBAR arithmetics consistent
Ensure that the operation order is always the same. This results in changes to the binary, but the effective result is the same. Change-Id: I9772832c60089b35889df7298e20a2bd02b35b00 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38206 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/northbridge/intel/sandybridge/raminit_sandy.c')
-rw-r--r--src/northbridge/intel/sandybridge/raminit_sandy.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/northbridge/intel/sandybridge/raminit_sandy.c b/src/northbridge/intel/sandybridge/raminit_sandy.c
index 9fa6c7ba67..1191754b71 100644
--- a/src/northbridge/intel/sandybridge/raminit_sandy.c
+++ b/src/northbridge/intel/sandybridge/raminit_sandy.c
@@ -361,12 +361,12 @@ static void dram_ioregs(ramctr_timing * ctrl)
// IO clock
FOR_ALL_CHANNELS {
- MCHBAR32(0xc00 + 0x100 * channel) = ctrl->rankmap[channel];
+ MCHBAR32(0xc00 + channel * 0x100) = ctrl->rankmap[channel];
}
// IO command
FOR_ALL_CHANNELS {
- MCHBAR32(0x3200 + 0x100 * channel) = ctrl->rankmap[channel];
+ MCHBAR32(0x3200 + channel * 0x100) = ctrl->rankmap[channel];
}
// IO control