aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/raminit.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-18 18:41:17 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-20 21:21:59 +0100
commit7dc4b84d8c61f233cb33f2adb7962f2f8a95badb (patch)
treec151610d382009fe0b7617c7c93375889346e3a5 /src/northbridge/intel/sandybridge/raminit.c
parentc13d65c29b6219d4b765f40e661548eb389524b5 (diff)
device/dram/ddr3: Calculate CRC16 of SPD unique identifier
Specification allows for the unique identifier bytes 117..125 to be excluded of CRC calculation. For such SPD, the CRC would not identify replacement between two identical DIMM parts, while memory training needs to be redone. Change-Id: I8e830018b15c344d9f72f921ab84893f633f7654 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/17486 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/northbridge/intel/sandybridge/raminit.c')
0 files changed, 0 insertions, 0 deletions