aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/raminit.c
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2016-11-18 09:29:03 -0700
committerMartin Roth <martinroth@google.com>2016-11-21 23:43:54 +0100
commit128c104c4d3b91d3371b03840af460d776af819d (patch)
treebb0621ae2c90b512948ba9fee350cf42a49f4db3 /src/northbridge/intel/sandybridge/raminit.c
parentc6ec8dd1cb2303f7f7a71f0f494a6fc30b93dff4 (diff)
nb/intel: Fix some spelling mistakes in comments and strings
Change-Id: I4a8297397d878e38516c8df19dd311c7ef19ec06 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/17478 Tested-by: build bot (Jenkins) Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/northbridge/intel/sandybridge/raminit.c')
-rw-r--r--src/northbridge/intel/sandybridge/raminit.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/northbridge/intel/sandybridge/raminit.c b/src/northbridge/intel/sandybridge/raminit.c
index f3a1ba5f41..d06e929384 100644
--- a/src/northbridge/intel/sandybridge/raminit.c
+++ b/src/northbridge/intel/sandybridge/raminit.c
@@ -71,7 +71,7 @@
*
* DEFAULT_MCHBAR + 0x4230 + 0x400 * X + 4 * Y: idle register
* Controls the idle time after issuing this DRAM command
- * Bit 16-32: number of clock-cylces to idle
+ * Bit 16-32: number of clock-cycles to idle
*
* DEFAULT_MCHBAR + 0x4284 + 0x400 * channel: execute command queue
* Starts to execute all queued commands
@@ -835,7 +835,7 @@ static void dram_freq(ramctr_timing * ctrl)
die ("No lock frequency found");
}
- /* Frequency mulitplier. */
+ /* Frequency multiplier. */
u32 FRQ = get_FRQ(ctrl->tCK);
/* The PLL will never lock if the required frequency is