diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2014-06-14 15:25:33 +0300 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2014-06-18 20:36:56 +0200 |
| commit | c862e441627468cd8b27436a26b0153010f491c5 (patch) | |
| tree | 345a38797d4607b42b9d6c644ecffb24a5f60f63 /src/northbridge/intel/sandybridge/northbridge.c | |
| parent | 191d221920143d47032997c48654f0d74e83e86e (diff) | |
northbridge/intel: Drop use of set_top_of_ram()
We implement get_top_of_ram() on these chipset to resolve CBMEM
location early in romstage. Call to set_top_ram() is not required.
Change-Id: I492e436b0c32d2c24677265b35afd05f29dcd0f8
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/6031
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Vladimir Serbinenko <phcoder@gmail.com>
Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/northbridge/intel/sandybridge/northbridge.c')
| -rw-r--r-- | src/northbridge/intel/sandybridge/northbridge.c | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/src/northbridge/intel/sandybridge/northbridge.c b/src/northbridge/intel/sandybridge/northbridge.c index 5f9912ff6d..b46ae2294d 100644 --- a/src/northbridge/intel/sandybridge/northbridge.c +++ b/src/northbridge/intel/sandybridge/northbridge.c @@ -251,8 +251,6 @@ static void pci_domain_set_resources(device_t dev) add_fixed_resources(dev, 6); assign_resources(dev->link_list); - - set_top_of_ram(tomk * 1024); } /* TODO We could determine how many PCIe busses we need in |