aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/pineview/Makefile.inc
diff options
context:
space:
mode:
authorDamien Zammit <damien@zamaudio.com>2015-11-14 00:59:21 +1100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-12-02 00:26:36 +0100
commitf7060f1d0f72bab5b349846bc97784895643cf50 (patch)
tree574f7009570b404134446221fda5c82f2717bd14 /src/northbridge/intel/pineview/Makefile.inc
parent1a38374535df694a1a63d1f198d9828249019390 (diff)
northbridge/intel/pineview: Add remaining boilerplate code for northbridge
This patch does *not* include native raminit Change-Id: I3fb8146ef7fe2ad27c167ecd2fb0fd629f051cc1 Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/12430 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/northbridge/intel/pineview/Makefile.inc')
-rw-r--r--src/northbridge/intel/pineview/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/northbridge/intel/pineview/Makefile.inc b/src/northbridge/intel/pineview/Makefile.inc
index 9330b1787b..07a6a8022c 100644
--- a/src/northbridge/intel/pineview/Makefile.inc
+++ b/src/northbridge/intel/pineview/Makefile.inc
@@ -17,8 +17,10 @@
ifeq ($(CONFIG_NORTHBRIDGE_INTEL_PINEVIEW),y)
ramstage-y += ram_calc.c
+ramstage-y += northbridge.c
ramstage-y += acpi.c
romstage-y += ram_calc.c
+romstage-y += early_init.c
endif