aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2020-08-04 18:01:27 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-08-05 15:36:38 +0000
commitb7db12bf7e094d812f8f0d39dce0a6f43c03b11d (patch)
tree5f5a81d84e1e17b23b686da9b9c0fea51582edb0 /src/northbridge/intel/haswell
parent053b972a2a7dc32060c8db0540aff85cf201a01f (diff)
{nb,soc}/intel: Use get_current_microcode_rev() for ucode version
This patch removes all redundant read microcode version implementation from SoC directory and refer from cpu/intel/microcode/microcode.c file. TEST=Able to get correct microcode version. Change-Id: Icb905b18d85f1c5b68fac6905f3c65e95bffa2da Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44175 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/haswell')
-rw-r--r--src/northbridge/intel/haswell/report_platform.c8
1 files changed, 2 insertions, 6 deletions
diff --git a/src/northbridge/intel/haswell/report_platform.c b/src/northbridge/intel/haswell/report_platform.c
index 8ea4175c36..8c1b98790c 100644
--- a/src/northbridge/intel/haswell/report_platform.c
+++ b/src/northbridge/intel/haswell/report_platform.c
@@ -2,6 +2,7 @@
#include <console/console.h>
#include <arch/cpu.h>
+#include <cpu/intel/microcode.h>
#include <string.h>
#include <southbridge/intel/lynxpoint/pch.h>
#include <device/pci_ops.h>
@@ -14,7 +15,6 @@ static void report_cpu_info(void)
u32 i, index, cpu_id, cpu_feature_flag;
char cpu_string[50], *cpu_name = cpu_string; /* 48 bytes are reported */
int vt, txt, aes;
- msr_t microcode_ver;
const char *mode[] = {"NOT ", ""};
index = 0x80000000;
@@ -35,13 +35,9 @@ static void report_cpu_info(void)
while (cpu_name[0] == ' ')
cpu_name++;
- microcode_ver.lo = 0;
- microcode_ver.hi = 0;
- wrmsr(IA32_BIOS_SIGN_ID, microcode_ver);
cpu_id = cpu_get_cpuid();
- microcode_ver = rdmsr(IA32_BIOS_SIGN_ID);
printk(BIOS_DEBUG, "CPU id(%x) ucode:%08x %s\n", cpu_id,
- microcode_ver.hi, cpu_name);
+ get_current_microcode_rev(), cpu_name);
cpu_feature_flag = cpu_get_feature_flags_ecx();
aes = (cpu_feature_flag & CPUID_AES) ? 1 : 0;