aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2020-07-30 23:04:03 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-08-03 05:16:29 +0000
commit27126f135dad3c0e2f91394e7088b2ff50220146 (patch)
tree7ebfdb04855a83d10befcbc0294fe79f90a2a4f1 /src/northbridge/intel/haswell
parent9c20ad6da2cb5322afc389373bc27185c38fed98 (diff)
cpu/intel/haswell: add Crystal Well CPU IDs
Change-Id: Ife4ae71fd977d32d7b11ee7e2a1a7e2ec3eec52f Signed-off-by: Iru Cai <mytbk920423@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44066 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/northbridge/intel/haswell')
0 files changed, 0 insertions, 0 deletions