aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/haswell.h
diff options
context:
space:
mode:
authorT Michael Turney <mturney@codeaurora.org>2019-08-07 14:25:58 -0700
committerJulius Werner <jwerner@chromium.org>2019-11-01 01:16:47 +0000
commit99bf4366a6184f08bda0c4cbabea384bfe995bfa (patch)
treeccdd8660e934492747774f9c24189a809b7e5758 /src/northbridge/intel/haswell/haswell.h
parent626a53776b2915d7f27a8a97f9d84200b20f3079 (diff)
sc7180: support bitbang UART w/gpio
Change-Id: I21b149500849eceea663d18a0880c6443ae47d9b Signed-off-by: T Michael Turney <mturney@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35498 Reviewed-by: Julius Werner <jwerner@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/haswell/haswell.h')
0 files changed, 0 insertions, 0 deletions