aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/acpi
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-09-17 20:32:07 +0200
committerPatrick Georgi <pgeorgi@google.com>2016-09-20 17:38:27 +0200
commit69d658f59df4a72a647663115c506849e6012ee1 (patch)
tree5e365ad2213d34b181109980b08db4072c8b9d2b /src/northbridge/intel/haswell/acpi
parentf352e2fab82262c8b55ab95f4d591755a92f6d1b (diff)
northbridge/intel/haswell: Add space around operators
Change-Id: I8fa1e39bfd950475e3b55d6debcbfd92615aa379 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16628 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/northbridge/intel/haswell/acpi')
-rw-r--r--src/northbridge/intel/haswell/acpi/hostbridge.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/haswell/acpi/hostbridge.asl b/src/northbridge/intel/haswell/acpi/hostbridge.asl
index e3c7d1179c..2565851beb 100644
--- a/src/northbridge/intel/haswell/acpi/hostbridge.asl
+++ b/src/northbridge/intel/haswell/acpi/hostbridge.asl
@@ -144,7 +144,7 @@ Device (MCHC)
}
/*
- * Search CPU0 _PSS looking for control=arg0 and then
+ * Search CPU0 _PSS looking for control = arg0 and then
* return previous P-state entry number for new _PPC
*
* Format of _PSS: