aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/intel/e7505/memmap.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2018-06-19 17:09:01 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2018-06-20 18:59:19 +0000
commit4d991550b3a38346071da9dbdc0e7e96a6076082 (patch)
treecbc9e635967fa5ce9b01959a8c15565b86edf042 /src/northbridge/intel/e7505/memmap.c
parentfaad9684a9882c6521913872d39222221e6c871a (diff)
aopen/dxplplusu: Add romstage timestamps
Change-Id: Ic6e2a350a976a3fcb421d47a0bf5600df994edc2 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/27163 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/northbridge/intel/e7505/memmap.c')
0 files changed, 0 insertions, 0 deletions