diff options
| author | Li-Ta Lo <ollie@lanl.gov> | 2006-02-28 23:07:27 +0000 |
|---|---|---|
| committer | Li-Ta Lo <ollie@lanl.gov> | 2006-02-28 23:07:27 +0000 |
| commit | c0fe3190c49aca5339ee37e32c4dfd3e3e824dd0 (patch) | |
| tree | f19669f768f64ac0d33d4edbeb9edc7e40bd260f /src/northbridge/amd | |
| parent | b2528aa653224d903f3b64e3af9aef4cc46fb7b9 (diff) | |
remove more unused code
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2188 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge/amd')
| -rw-r--r-- | src/northbridge/amd/gx2/raminit.c | 27 |
1 files changed, 17 insertions, 10 deletions
diff --git a/src/northbridge/amd/gx2/raminit.c b/src/northbridge/amd/gx2/raminit.c index 2ad46b6170..ebe558e885 100644 --- a/src/northbridge/amd/gx2/raminit.c +++ b/src/northbridge/amd/gx2/raminit.c @@ -32,7 +32,7 @@ static void sdram_enable(int controllers, const struct mem_controller *ctrl) /* 2. release from PMode */ msr = rdmsr(0x20002004); msr.lo &= !0x04; - msr.lo |= 0x01; + msr.lo |= 0x03; wrmsr(0x20002004, msr); /* undocmented bits in GX, in LX there are * 8 bits in PM1_UP_DLY */ @@ -48,6 +48,15 @@ static void sdram_enable(int controllers, const struct mem_controller *ctrl) wrmsr(0x2000201d, msr); print_debug("sdram_enable step 3\r\n"); + /* 4. set and clear REF_TST 16 times, more shouldn't hurt */ + for (i = 0; i < 19; i++) { + msr = rdmsr(0x20000018); + msr.lo |= (0x01 << 3); + wrmsr(0x20000018, msr); + msr.lo &= !(0x01 << 3); + wrmsr(0x20000018, msr); + } + print_debug("sdram_enable step 4\r\n"); /* 5. set refresh interval */ msr = rdmsr(0x20000018); @@ -86,15 +95,6 @@ static void sdram_enable(int controllers, const struct mem_controller *ctrl) wrmsr(0x20000018, msr); print_debug("sdram_enable step 10\r\n"); - /* 4. set and clear REF_TST 16 times, more shouldn't hurt */ - for (i = 0; i < 19; i++) { - msr = rdmsr(0x20000018); - msr.lo |= (0x01 << 3); - wrmsr(0x20000018, msr); - msr.lo &= !(0x01 << 3); - wrmsr(0x20000018, msr); - } - print_debug("sdram_enable step 4\r\n"); /* wait 200 SDCLKs */ for (i = 0; i < 200; i++) @@ -103,9 +103,16 @@ static void sdram_enable(int controllers, const struct mem_controller *ctrl) /* load RDSYNC */ msr = rdmsr(0x2000001f); msr.hi = 0x000ff310; + msr.lo = 0x00000000; wrmsr(0x2000001f, msr); print_debug("sdram_enable step 10\r\n"); + /* set delay control */ + msr = rdmsr(0x4c00000f); + msr.hi = 0x830d415f; + msr.lo = 0x8ea0ad6f; + wrmsr(0x4c00000f, msr); + /* DRAM working now?? */ } |