aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorBill XIE <persmule@hardenedlinux.org>2022-10-15 15:54:31 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-10-17 13:43:50 +0000
commit854c897eb882b163506db1f15578155c6d3a2a5d (patch)
treec9b6c701f2503ace12f73fcf4d18d4bc082f6c73 /src/mainboard
parentde10d5bf4dbf200c40ae218f5b2327e8e06c6749 (diff)
mb/supermicro/x9sae: Add full NCT6776 support
X9SAE has a PS/2 controller for keyboard and mouse but its definition in ACPI used to be missing, and X9SAE used to use a generic SuperIO support initially generated by autoport, so the full NCT6776 support is added here like x9scl. Test result: Log lines like i8042: PNP: No PS/2 controller found. i8042: Probing ports directly. serio: i8042 KBD port at 0x60,0x64 irq 1 serio: i8042 AUX port at 0x60,0x64 irq 12 mousedev: PS/2 mouse device common for all mice become i8042: PNP: PS/2 Controller [PNP0303:PS2K,PNP0f13:PS2M] at 0x60,0x64 irq 1,12 serio: i8042 KBD port at 0x60,0x64 irq 1 serio: i8042 AUX port at 0x60,0x64 irq 12 mousedev: PS/2 mouse device common for all mice and more sub-devices within SuperIO is handled by the PNP driver. Signed-off-by: Bill XIE <persmule@hardenedlinux.org> Change-Id: Ie5e73e8c3fc4e57c6683d7a7ca70e96c64dd9366 Reviewed-on: https://review.coreboot.org/c/coreboot/+/68446 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/supermicro/x9sae/acpi/superio.asl12
1 files changed, 10 insertions, 2 deletions
diff --git a/src/mainboard/supermicro/x9sae/acpi/superio.asl b/src/mainboard/supermicro/x9sae/acpi/superio.asl
index 16990d45f4..ff22ce5953 100644
--- a/src/mainboard/supermicro/x9sae/acpi/superio.asl
+++ b/src/mainboard/supermicro/x9sae/acpi/superio.asl
@@ -1,3 +1,11 @@
-/* SPDX-License-Identifier: CC-PDDC */
+/* SPDX-License-Identifier: GPL-2.0-or-later */
-/* Please update the license if adding licensable material. */
+#define SUPERIO_DEV SIO0
+#define SUPERIO_PNP_BASE 0x2e
+#undef NCT6776_SHOW_PP
+#define NCT6776_SHOW_SP1
+#define NCT6776_SHOW_KBC
+#undef NCT6776_SHOW_GPIO
+#define NCT6776_SHOW_HWM
+
+#include <superio/nuvoton/nct6776/acpi/superio.asl>