summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-01-12 09:31:23 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-01-18 10:56:48 +0000
commit3c015a06b7397a1f5598cbbb91e562b5d1c96a80 (patch)
tree0bd5db5f986185dec2d48d7e5f67b071616de064 /src/mainboard
parent71397fa690449f7810f22019513ee85236471225 (diff)
mb/opencellular/elgon: Fix typo
Change-Id: I6724637c7333ae6be7ada3e8ebe878b2a1061dd1 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38371 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/opencellular/elgon/bootblock.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/opencellular/elgon/bootblock.c b/src/mainboard/opencellular/elgon/bootblock.c
index c7f2639d4d..baf6391ce6 100644
--- a/src/mainboard/opencellular/elgon/bootblock.c
+++ b/src/mainboard/opencellular/elgon/bootblock.c
@@ -39,7 +39,7 @@ void bootblock_mainboard_early_init(void)
static void configure_spi_flash(void)
{
- /* The maximum SPI frequency for error free transmission is at 30 Mhz */
+ /* The maximum SPI frequency for error-free transmission is at 30 MHz */
spi_init_custom(0, // bus
28000000, // speed Hz
0, // idle low disabled