summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2015-10-15 15:50:30 -0700
committerJulius Werner <jwerner@chromium.org>2015-11-07 03:29:35 +0100
commitfdb3a8d07d46c0011555029e041890dc668ec7f0 (patch)
tree18594c3e21c1d153865360d09f727a0cad63e82e /src/mainboard
parentb3f6ad35221984419ee0998f47b778d669d1636e (diff)
arm64: Remove cpu intialization through device-tree
Since, SMP support is removed for ARM64, there is no need for CPU initialization to be performed via device-tree. Change-Id: I0534e6a93c7dc8659859eac926d17432d10243aa Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: http://review.coreboot.org/11913 Tested-by: build bot (Jenkins) Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/rush/devicetree.cb1
-rw-r--r--src/mainboard/google/rush_ryu/devicetree.cb2
-rw-r--r--src/mainboard/google/smaug/devicetree.cb1
3 files changed, 0 insertions, 4 deletions
diff --git a/src/mainboard/google/rush/devicetree.cb b/src/mainboard/google/rush/devicetree.cb
index 40c4ec3f24..6b3e1481b1 100644
--- a/src/mainboard/google/rush/devicetree.cb
+++ b/src/mainboard/google/rush/devicetree.cb
@@ -15,7 +15,6 @@
chip soc/nvidia/tegra132
device cpu_cluster 0 on
- device cpu 0 on end
end
register "display_controller" = "TEGRA_ARM_DISPLAYA"
diff --git a/src/mainboard/google/rush_ryu/devicetree.cb b/src/mainboard/google/rush_ryu/devicetree.cb
index 5caa6f66fc..4245444890 100644
--- a/src/mainboard/google/rush_ryu/devicetree.cb
+++ b/src/mainboard/google/rush_ryu/devicetree.cb
@@ -15,8 +15,6 @@
chip soc/nvidia/tegra132
device cpu_cluster 0 on
- device cpu 0 on end
- device cpu 1 on end
end
register "display_controller" = "TEGRA_ARM_DISPLAYA"
diff --git a/src/mainboard/google/smaug/devicetree.cb b/src/mainboard/google/smaug/devicetree.cb
index e7f8647be7..5d7bf86c5f 100644
--- a/src/mainboard/google/smaug/devicetree.cb
+++ b/src/mainboard/google/smaug/devicetree.cb
@@ -15,7 +15,6 @@
chip soc/nvidia/tegra210
device cpu_cluster 0 on
- device cpu 0 on end
end
register "display_controller" = "TEGRA_ARM_DISPLAYA"