aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorSean Rhodes <sean@starlabs.systems>2022-05-18 09:12:04 +0100
committerMartin L Roth <gaumless@tutanota.com>2022-05-28 03:47:24 +0000
commitcc88d982f45a3d36c63dbfa1b3715fd59f3d4e01 (patch)
tree7a8c0022d3a775a1de4431121dbe23a3209040d2 /src/mainboard
parent8d991a8045ae69564ee4e98bc792485a84abbe28 (diff)
mb/starlabs/lite/{glk/glkr}: Decrease S3 assertion time to 28 ms
Set S3 assertion time to 28000us as this is sufficient time for rails to discharge. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: I4a14e7b30bb1fc4c0c1d3ff2f75069863458487f Reviewed-on: https://review.coreboot.org/c/coreboot/+/64447 Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/starlabs/lite/variants/glk/devicetree.cb2
-rw-r--r--src/mainboard/starlabs/lite/variants/glkr/devicetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/starlabs/lite/variants/glk/devicetree.cb b/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
index 44f88effb3..afa2243d7a 100644
--- a/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
+++ b/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
@@ -53,7 +53,7 @@ chip soc/intel/apollolake
register "gpe0_dw2" = "PMC_GPE_N_95_64"
register "gpe0_dw3" = "PMC_GPE_NW_31_0"
- register "slp_s3_assertion_width_usecs" = "50000"
+ register "slp_s3_assertion_width_usecs" = "28000"
device domain 0 on
device pci 00.0 on end # Host Bridge
diff --git a/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb b/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb
index 18e6306018..afa3fa7946 100644
--- a/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb
+++ b/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb
@@ -51,7 +51,7 @@ chip soc/intel/apollolake
register "gpe0_dw2" = "PMC_GPE_N_95_64"
register "gpe0_dw3" = "PMC_GPE_NW_31_0"
- register "slp_s3_assertion_width_usecs" = "50000"
+ register "slp_s3_assertion_width_usecs" = "28000"
device domain 0 on
device pci 00.0 on end # Host Bridge