summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorRui Zhou <zhourui@huaqin.corp-partner.google.com>2024-11-20 19:34:30 +0800
committerSubrata Banik <subratabanik@google.com>2024-11-21 06:16:16 +0000
commitc89ccaf2816a781ae0acb997557aed7d8cf10b7c (patch)
tree14bb15ad83ff4335fcf7766d556a32d9c3418fda /src/mainboard
parent7564a0c57cfcb68c652a35444aa457fc94efe283 (diff)
mb/google/nissa/var/telith: Add 6W and 15W power limit parameters
The power limit parameters were defined for 378775630#comment5 by the power team. BUG=b:378775630 TEST=emerge-nissa coreboot chromeos-bootimage Change-Id: I069869fa01dc157cf2544e72468f43ce1bb64035 Signed-off-by: Rui Zhou <zhourui@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85209 Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Eric Lai <ericllai@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lei Cao <caolei6@huaqin.corp-partner.google.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/brya/variants/rull/overridetree.cb7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/mainboard/google/brya/variants/rull/overridetree.cb b/src/mainboard/google/brya/variants/rull/overridetree.cb
index d51fe0b659..df89d09a25 100644
--- a/src/mainboard/google/brya/variants/rull/overridetree.cb
+++ b/src/mainboard/google/brya/variants/rull/overridetree.cb
@@ -141,8 +141,13 @@ chip soc/intel/alderlake
# Power limit config
register "power_limits_config[ADL_N_041_6W_CORE]" = "{
.tdp_pl1_override = 15,
+ .tdp_pl2_override = 20,
+ .tdp_pl4 = 45,
+ }"
+ register "power_limits_config[ADL_N_081_15W_CORE]" = "{
+ .tdp_pl1_override = 15,
.tdp_pl2_override = 25,
- .tdp_pl4 = 78,
+ .tdp_pl4 = 45,
}"
device domain 0 on