diff options
| author | Krzysztof Sywula <krzysztof.m.sywula@intel.com> | 2019-03-21 17:11:02 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-03-27 08:33:21 +0000 |
| commit | 9bc9da9d7e32a73f7c051327a77ed6ab445a1e0b (patch) | |
| tree | 59095eb742cb428d5ca6347a41567fc23293306d /src/mainboard | |
| parent | 7458629de369a220ea24afdfbf5f1dc9fdc36a5e (diff) | |
soc/intel/cannonlake: Configure voltage margining policies
For systems that integrate GbE controllers, following parameters should be configured:
SlpS0WithGbeSupport: enable PchPmSlpS0VmRuntimeControl: disable,
PchPmSlpS0Vm070VSupport: disable, PchPmSlpS0Vm075VSupport: disable.
TEST=boot on any GbE supported WHL platform
Change-Id: I02aaf0b77b8fc1555a3a424c02acfada21707d0e
Signed-off-by: Krzysztof Sywula <krzysztof.m.sywula@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32026
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Diffstat (limited to 'src/mainboard')
0 files changed, 0 insertions, 0 deletions