summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-10-12 23:33:42 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-10-14 00:00:06 +0000
commit4c1a389828dea21e4600440bcedcb41d74ac83dd (patch)
tree864868229ccd2823858333f5a3c55d1bd14cf2cf /src/mainboard
parenta5f11ebdd70eb4d05a309c02eebebd342897acea (diff)
mb/amd/gardenia/devicetree: use device aliases
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I9a429c0fd23eb3b52a19a974b22079d675e3506a Reviewed-on: https://review.coreboot.org/c/coreboot/+/68318 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/amd/gardenia/devicetree.cb40
1 files changed, 14 insertions, 26 deletions
diff --git a/src/mainboard/amd/gardenia/devicetree.cb b/src/mainboard/amd/gardenia/devicetree.cb
index 23b1377f73..8e94c2e604 100644
--- a/src/mainboard/amd/gardenia/devicetree.cb
+++ b/src/mainboard/amd/gardenia/devicetree.cb
@@ -9,31 +9,19 @@ chip soc/amd/stoneyridge
device domain 0 on
subsystemid 0x1022 0x1410 inherit
- device pci 0.0 on end # Root Complex
- device pci 0.2 on end # IOMMU
- device pci 1.0 on end # Internal Graphics P2P bridge 0x98e4
- device pci 1.1 on end # Internal Multimedia
- device pci 2.0 on end # PCIe Host Bridge
- device pci 2.1 on end # x4 PCIe slot
- device pci 2.2 on end # M.2 slot
- device pci 2.3 on end # M.2 slot
- device pci 2.4 on end # x1 PCIe slot
- device pci 2.5 on end # Cardreader
- # devices on the NB/SB Link, but on the same pci bus
- device pci 8.0 on end # PSP
- device pci 9.0 on end # PCIe Host Bridge
- device pci 9.2 on end # HDA
- device pci 10.0 on end # xHCI
- device pci 11.0 on end # SATA
- device pci 12.0 on end # EHCI
- device pci 14.0 on end # SM
- device pci 14.3 on end # LPC 0x790e
- device pci 14.7 on end # SD
- device pci 18.0 on end
- device pci 18.1 on end
- device pci 18.2 on end
- device pci 18.3 on end
- device pci 18.4 on end
- device pci 18.5 on end
+ device ref iommu on end
+ device ref gfx on end
+ device ref gfx_hda on end
+ device ref gpp_bridge_0 on end # x4 PCIe slot
+ device ref gpp_bridge_1 on end # M.2 slot
+ device ref gpp_bridge_2 on end # M.2 slot
+ device ref gpp_bridge_3 on end # x1 PCIe slot
+ device ref gpp_bridge_4 on end # Cardreader
+ device ref hda_bridge on end
+ device ref hda on end
+ device ref xhci on end
+ device ref sata on end
+ device ref ehci on end
+ device ref sdhci on end
end #domain
end #chip soc/amd/stoneyridge