summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorIvy Jian <ivy.jian@quanta.corp-partner.google.com>2023-12-12 17:05:26 +0800
committerNick Vaccaro <nvaccaro@google.com>2023-12-13 00:24:42 +0000
commit3933ed5e5a73898becc80dccc35a58a158f8899e (patch)
tree26c96675e00d5dda9b96a11da56676a88abec0db /src/mainboard
parent919801e5dc544194c767b70d8e3db7f09ecc2f37 (diff)
mb/google/brox: Generate RAM ID for supported memory part
Add the MICRON MT62F1G32D2DS-023 WT:B RAM part for brox: DRAM Part Name ID to assign MT62F512M32D2DR-031 WT:B 0 (0000) H9JCNNNBK3MLYR-N6E 0 (0000) MT62F1G32D4DR-031 WT:B 1 (0001) MT62F1G32D2DS-023 WT:B 2 (0010) BUG=b:311450057,b:315913909 BRANCH=None TEST=Run part_id_gen tool without any errors Change-Id: Id120a5eb311d8299a8e59d2c1658fe0742e93934 Signed-off-by: Ivy Jian <ivy.jian@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79459 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Shelley Chen <shchen@google.com> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/brox/variants/brox/memory/Makefile.inc1
-rw-r--r--src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt1
-rw-r--r--src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt1
3 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/google/brox/variants/brox/memory/Makefile.inc b/src/mainboard/google/brox/variants/brox/memory/Makefile.inc
index 0cd67713ba..380edbf60a 100644
--- a/src/mainboard/google/brox/variants/brox/memory/Makefile.inc
+++ b/src/mainboard/google/brox/variants/brox/memory/Makefile.inc
@@ -6,3 +6,4 @@
SPD_SOURCES =
SPD_SOURCES += spd/lp5/set-0/spd-1.hex # ID = 0(0b0000) Parts = MT62F512M32D2DR-031 WT:B, H9JCNNNBK3MLYR-N6E
SPD_SOURCES += spd/lp5/set-0/spd-2.hex # ID = 1(0b0001) Parts = MT62F1G32D4DR-031 WT:B
+SPD_SOURCES += spd/lp5/set-0/spd-11.hex # ID = 2(0b0010) Parts = MT62F1G32D2DS-023 WT:B
diff --git a/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt b/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt
index 9f916e9a5b..d6224cc6e3 100644
--- a/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt
+++ b/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt
@@ -7,3 +7,4 @@ DRAM Part Name ID to assign
MT62F512M32D2DR-031 WT:B 0 (0000)
H9JCNNNBK3MLYR-N6E 0 (0000)
MT62F1G32D4DR-031 WT:B 1 (0001)
+MT62F1G32D2DS-023 WT:B 2 (0010)
diff --git a/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt b/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
index 30f92a16b1..f5c81a3d0a 100644
--- a/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
+++ b/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
@@ -1,3 +1,4 @@
MT62F512M32D2DR-031 WT:B
H9JCNNNBK3MLYR-N6E
MT62F1G32D4DR-031 WT:B
+MT62F1G32D2DS-023 WT:B