summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
authorMaximilian Brune <maximilian.brune@9elements.com>2022-10-25 15:03:40 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-11-04 15:17:49 +0000
commit0925bdaeb2f0d32d8890c9b0fafbb5fed9c9c4a3 (patch)
treef99e9d32b7407debea8261fd7d49b7e22540751a /src/mainboard
parent2c984883ecf0cb2342e855f15ae8c874c0c033dc (diff)
mb/prodrive/atlas: Add IBECC Kconfig option
Add an option on Atlas to enable IBECC (In Band Error Correction Code), which is currently needed for endurance testing. Test: start atlas mainboard with Linux. See in dmesg that IBECC (EDAC igen6) driver is loaded. Inject a fake error via debugfs and see in dmesg that Linux handles it. Signed-off-by: Maximilian Brune <maximilian.brune@9elements.com> Change-Id: I71ee2401136e2dc70b3164db6c99af03a3e1f346 Reviewed-on: https://review.coreboot.org/c/coreboot/+/68783 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/prodrive/atlas/Kconfig7
-rw-r--r--src/mainboard/prodrive/atlas/devicetree.cb3
2 files changed, 10 insertions, 0 deletions
diff --git a/src/mainboard/prodrive/atlas/Kconfig b/src/mainboard/prodrive/atlas/Kconfig
index f986a2d578..814c1e057c 100644
--- a/src/mainboard/prodrive/atlas/Kconfig
+++ b/src/mainboard/prodrive/atlas/Kconfig
@@ -19,6 +19,13 @@ config ATLAS_ENABLE_SAGV
bool "Enable SaGv"
default y
+config ATLAS_ENABLE_IBECC
+ bool "Enable IBECC"
+ help
+ Enables In Band Error Correction Code. It's only needed for endurance testing
+ and therefore not always required.
+ default n
+
config MAINBOARD_FAMILY
string
default "PRODRIVE_ATLAS_SERIES"
diff --git a/src/mainboard/prodrive/atlas/devicetree.cb b/src/mainboard/prodrive/atlas/devicetree.cb
index 6e795a77d3..0d91bb63bc 100644
--- a/src/mainboard/prodrive/atlas/devicetree.cb
+++ b/src/mainboard/prodrive/atlas/devicetree.cb
@@ -47,6 +47,9 @@ chip soc/intel/alderlake
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC1)"
register "usb3_ports[3]" = "USB3_PORT_DEFAULT(OC1)"
+ register "ibecc.enable" = "CONFIG(ATLAS_ENABLE_IBECC)"
+ register "ibecc.mode" = "CONFIG(ATLAS_ENABLE_IBECC) ? IBECC_MODE_ALL : IBECC_MODE_NONE"
+
register "sata_salp_support" = "1"
register "sata_ports_enable" = "{