diff options
author | Aaron Durbin <adurbin@chromium.org> | 2020-07-02 11:03:44 -0600 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2020-07-03 15:35:44 +0000 |
commit | d3758540a951510ede21ebb76cbc196ae8ed0e68 (patch) | |
tree | 0365a46074796f97c72cfb58a83d691ea64b8e07 /src/mainboard | |
parent | b798deb1d5cf6f5015a224a119a6241b45f36873 (diff) |
soc/amd/common: fix eSPI virtual wire polarity encoding
eSPI interrupts are active level high. The eSPI polarity register
in the chipset inverts incoming signals if the corresonding bit
is 0 in the register. Therefore, all active high (edge or level)
virtual wire interrupts need to ensure they are not inverted.
And really the sender of the interrupts should be conforming to the
the eSPI spec. As such inverting any signals should not be necessary,
but this register in the chipset allows for fixing up those misbehaviors.
BUG=b:157984427
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Change-Id: I7346bb0484506d96d7ab2e6d046ffa0571683a48
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43010
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard')
0 files changed, 0 insertions, 0 deletions