diff options
| author | Nick Chen <nick_xr_chen@wistron.corp-partner.google.com> | 2021-01-29 17:00:51 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-02-04 10:20:28 +0000 |
| commit | 5f30ae3714d7535d3ce061b30e3292c6ac62cb6f (patch) | |
| tree | 31e1dbb18d340146ab1c6b3d5ee69ed26994f30e /src/mainboard | |
| parent | 20ca7ebe315146cc22c9f9daf700385baaf12ae9 (diff) | |
mb/google/volteer: update thermal table for Eldrid
1. Add pl4 value
2. Change policies passive with sensor 0 and 1
3. Change granularity value with pl1 and pl2
BUG=b:178768749
TEST=make buildall
Signed-off-by: Nick Chen <nick_xr_chen@wistron.corp-partner.google.com>
Change-Id: I2f1fe9a6de4dbb587b79cb8758c5458a3ae5d768
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50111
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard')
| -rw-r--r-- | src/mainboard/google/volteer/variants/eldrid/overridetree.cb | 24 |
1 files changed, 13 insertions, 11 deletions
diff --git a/src/mainboard/google/volteer/variants/eldrid/overridetree.cb b/src/mainboard/google/volteer/variants/eldrid/overridetree.cb index 37e0ab9efc..6760361355 100644 --- a/src/mainboard/google/volteer/variants/eldrid/overridetree.cb +++ b/src/mainboard/google/volteer/variants/eldrid/overridetree.cb @@ -3,10 +3,12 @@ chip soc/intel/tigerlake register "power_limits_config[POWER_LIMITS_U_2_CORE]" = "{ .tdp_pl1_override = 15, .tdp_pl2_override = 51, + .tdp_pl4 = 71, }" register "power_limits_config[POWER_LIMITS_U_4_CORE]" = "{ .tdp_pl1_override = 15, .tdp_pl2_override = 51, + .tdp_pl4 = 105, }" register "tcc_offset" = "5" # TCC of 95 @@ -98,27 +100,27 @@ chip soc/intel/tigerlake register "policies.active" = "{[0] = {.target=DPTF_NONE}}" ## Passive Policy - register "policies.passive[0]" = "DPTF_PASSIVE(CPU,CPU,95,5000)" - register "policies.passive[1]" = "DPTF_PASSIVE(CPU,TEMP_SENSOR_2,60,6000)" + register "policies.passive[0]" = "DPTF_PASSIVE(CPU,CPU,87,5000)" + register "policies.passive[1]" = "DPTF_PASSIVE(CPU,TEMP_SENSOR_2,60.8,6000)" ## Critical Policy register "policies.critical[0]" = "DPTF_CRITICAL(CPU,100,SHUTDOWN)" - register "policies.critical[1]" = "DPTF_CRITICAL(TEMP_SENSOR_2,80,SHUTDOWN)" + register "policies.critical[1]" = "DPTF_CRITICAL(TEMP_SENSOR_2,75,SHUTDOWN)" ## Power Limits Control - # 3-15W PL1 in 200mW increments, avg over 28-32s interval - # PL2 is fixed at 51W, avg over 28-32s interval + # 3-15W PL1 in 200mW increments, avg over 26-34s interval + # PL2 is fixed at 51W, avg over 26-34s interval register "controls.power_limits" = "{ .pl1 = {.min_power = 3000, .max_power = 15000, - .time_window_min = 28 * MSECS_PER_SEC, - .time_window_max = 32 * MSECS_PER_SEC, - .granularity = 200,}, + .time_window_min = 26 * MSECS_PER_SEC, + .time_window_max = 34 * MSECS_PER_SEC, + .granularity = 250,}, .pl2 = {.min_power = 51000, .max_power = 51000, - .time_window_min = 28 * MSECS_PER_SEC, - .time_window_max = 32 * MSECS_PER_SEC, - .granularity = 1000,}}" + .time_window_min = 26 * MSECS_PER_SEC, + .time_window_max = 34 * MSECS_PER_SEC, + .granularity = 250,}}" device generic 0 on end end |