aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/wyse/s50/devicetree.cb
diff options
context:
space:
mode:
authorNils Jacobs <njacobs8@hetnet.nl>2010-05-14 09:45:29 +0000
committerStefan Reinauer <stepan@openbios.org>2010-05-14 09:45:29 +0000
commit1e211327fb7e50e28b8943076db08596e6f27d2d (patch)
tree9824bd82a4eb11ef984c2981ba782155532f7b37 /src/mainboard/wyse/s50/devicetree.cb
parent841af5e01e3e6b017a4f0ab7800fdf14baffd93f (diff)
This patch cleanes up the Wyse S50 port and unifies the memmory regions
with Geode LX , adds gpl2 headers plus some white space fixes. This is build and boot tested.(of course vsa loading is stil not fixed,it now runs forever with :"Oops, exception 13 while executing option rom") Signed-off-by: Nils Jacobs <njacobs8@hetnet.nl> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5544 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/wyse/s50/devicetree.cb')
-rw-r--r--src/mainboard/wyse/s50/devicetree.cb21
1 files changed, 21 insertions, 0 deletions
diff --git a/src/mainboard/wyse/s50/devicetree.cb b/src/mainboard/wyse/s50/devicetree.cb
index 76a8a04c6e..2c48e74dfb 100644
--- a/src/mainboard/wyse/s50/devicetree.cb
+++ b/src/mainboard/wyse/s50/devicetree.cb
@@ -1,3 +1,24 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2010 Nils Jacobs
+##
+## This program is free software; you can redistribute it and/or
+## modify it under the terms of the GNU General Public License as
+## published by the Free Software Foundation; version 2 of
+## the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
+## MA 02110-1301 USA
+##
+
chip northbridge/amd/gx2
register "irqmap" = "0xaa5b"
register "setupflash" = "0"