summaryrefslogtreecommitdiff
path: root/src/mainboard/up
diff options
context:
space:
mode:
authorSean Rhodes <sean@starlabs.systems>2022-05-19 15:35:31 +0100
committerNico Huber <nico.h@gmx.de>2022-06-20 20:09:40 +0000
commit57779955c9be64426e591557fe8571637028ddad (patch)
tree24503f839e3593236d4d8900abd9a5556b1bbd2a /src/mainboard/up
parent3f205a416e89b3a105a5346fa2381b1675e859e5 (diff)
soc/intel/apollolake: Hook Up SataPortEnable to devicetree
Hook Up SataPortsEnable to the devicetree. As the default value is 0, set both [0] and [1] in all mainboards so they aren't affected. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: Ica8cf9484a6e6fe4362eabb8a9a59fcaf97c1bd3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64524 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/up')
-rw-r--r--src/mainboard/up/squared/devicetree.cb5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/mainboard/up/squared/devicetree.cb b/src/mainboard/up/squared/devicetree.cb
index 9ed9985870..128c1bba45 100644
--- a/src/mainboard/up/squared/devicetree.cb
+++ b/src/mainboard/up/squared/devicetree.cb
@@ -37,7 +37,10 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - TXE
device pci 11.0 off end # - ISH
- device pci 12.0 on end # - SATA
+ device pci 12.0 on # - SATA
+ register "SataPortsEnable[0]" = "1"
+ register "SataPortsEnable[1]" = "1"
+ end
device pci 13.0 on end # - PCIe-A 1 - PcieRootPort[2]
device pci 13.1 on end # - PCIe-A 2 - PcieRootPort[3]
device pci 13.2 on end # - PCIe-A 3 - PcieRootPort[4]