summaryrefslogtreecommitdiff
path: root/src/mainboard/tyan/s2885/Config.lb
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2003-10-15 20:05:11 +0000
committerRonald G. Minnich <rminnich@gmail.com>2003-10-15 20:05:11 +0000
commitb56ef076002ee90ac08fbac5888b8b3374ce582e (patch)
tree8f9e65c647dd1db2d3fc512fe9e6a2b98ed258fe /src/mainboard/tyan/s2885/Config.lb
parent820dea8a628a862639da3c4a4d465422a94f3a8d (diff)
for tyan. recover from Eric B's error additions to via code :-)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1220 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/tyan/s2885/Config.lb')
-rw-r--r--src/mainboard/tyan/s2885/Config.lb30
1 files changed, 18 insertions, 12 deletions
diff --git a/src/mainboard/tyan/s2885/Config.lb b/src/mainboard/tyan/s2885/Config.lb
index a234b03841..ba172926b2 100644
--- a/src/mainboard/tyan/s2885/Config.lb
+++ b/src/mainboard/tyan/s2885/Config.lb
@@ -13,6 +13,7 @@ uses ARCH
###
### Build the objects we have code for in this directory.
###
+##object mainboard.o
config chip.h
register "fixup_scsi" = "1"
register "fixup_vga" = "1"
@@ -141,24 +142,29 @@ northbridge amd/amdk8 "mc0"
pci 0:18.1
pci 0:18.2
pci 0:18.3
- southbridge amd/amd8131 "amd8131"
+ southbridge amd/amd8131 "amd8131" link 2
pci 0:0.0
pci 0:0.1
pci 0:1.0
pci 0:1.1
end
- southbridge amd/amd8111 "amd8111"
+ southbridge amd/amd8111 "amd8111" link 2
pci 0:0.0
- pci 0:1.0
- pci 0:1.1
- pci 0:1.2
- pci 0:1.3
- pci 0:1.5
- pci 0:1.6
+ pci 0:1.0 on
+ pci 0:1.1 on
+ pci 0:1.2 on
+ pci 0:1.3 on
+ pci 0:1.5 on
+ pci 0:1.6 off
+ pci 1:0.0 on
+ pci 1:0.1 on
+ pci 1:0.2 on
+ pci 1:1.0 off
+
end
- southbridge amd/amd8151 "amd8151"
- pci 2:0.0
- pci 2:1.0
+ southbridge amd/amd8151 "amd8151" link 0
+ pci 0:0.0
+ pci 0:1.0
end
end
@@ -187,7 +193,7 @@ end
#end
dir /pc80
##dir /src/superio/winbond/w83627hf
-dir /bioscall
+#dir /bioscall
#dir /cpu/k8
cpu k8 "cpu0"
register "up" = "{.chip = &amd8151, .ht_width=16, .ht_speed=600}"