aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/technologic/ts5300/irq_tables.c
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@openbios.org>2004-08-07 19:58:46 +0000
committerStefan Reinauer <stepan@openbios.org>2004-08-07 19:58:46 +0000
commit198409afe08df8285f80327307670e9d859c9e2b (patch)
tree714e5c8f5df053f7cef54b1f3a4ff7c91c90d4b9 /src/mainboard/technologic/ts5300/irq_tables.c
parent40ab2d1213f65bb540cc6b5ddc1794c0d4db38f1 (diff)
create some technologic systems ts530 infrastructure
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1628 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/technologic/ts5300/irq_tables.c')
-rw-r--r--src/mainboard/technologic/ts5300/irq_tables.c28
1 files changed, 28 insertions, 0 deletions
diff --git a/src/mainboard/technologic/ts5300/irq_tables.c b/src/mainboard/technologic/ts5300/irq_tables.c
new file mode 100644
index 0000000000..6a7e9b3f8e
--- /dev/null
+++ b/src/mainboard/technologic/ts5300/irq_tables.c
@@ -0,0 +1,28 @@
+// This pirq table is dummy and only here for existance.
+// It MUST be replaced as soon as LinuxBIOS is operable on this board.
+
+#include <arch/pirq_routing.h>
+
+const struct irq_routing_table intel_irq_routing_table = {
+ PIRQ_SIGNATURE, /* u32 signature */
+ PIRQ_VERSION, /* u16 version */
+ 32+16*5, /* there can be total 5 devices on the bus */
+ 0, /* Where the interrupt router lies (bus) */
+ 0x88, /* Where the interrupt router lies (dev) */
+ 0x1c20, /* IRQs devoted exclusively to PCI usage */
+ 0x1106, /* Vendor */
+ 0x8231, /* Device */
+ 0, /* Crap (miniport) */
+ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, /* u8 rfu[11] */
+ 0x5e, /* u8 checksum , this hase to set to some value that would give 0 after the sum of all bytes for this structure (including checksum) */
+ {
+ /* 8231 ethernet */
+ {0,0x90, {{0x1, 0xdeb8}, {0x2, 0xdeb8}, {0x3, 0xdeb8}, {0x4, 0xdeb8}}, 0x1, 0},
+ /* 8231 internal */
+ {0,0x88, {{0x2, 0xdeb8}, {0x3, 0xdeb8}, {0x4, 0xdeb8}, {0x1, 0xdeb8}}, 0x2, 0},
+ /* PCI slot */
+ {0,0xa0, {{0x3, 0xdeb8}, {0x4, 0xdeb8}, {0x1, 0xdeb8}, {0x2, 0xdeb8}}, 0, 0},
+ {0,0x50, {{0x4, 0xdeb8}, {0x3, 0xdeb8}, {0x2, 0xdeb8}, {0x1, 0xdeb8}}, 0x3, 0},
+ {0,0x98, {{0x4, 0xdeb8}, {0x3, 0xdeb8}, {0x2, 0xdeb8}, {0x1, 0xdeb8}}, 0x4, 0},
+ }
+};