diff options
| author | Sumeet Pawnikar <sumeet.r.pawnikar@intel.com> | 2016-09-13 11:54:03 +0530 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2016-09-14 22:19:08 +0200 |
| commit | 7e10c8209ba7a88639da82bd05584dbb9340bb83 (patch) | |
| tree | 96ba3340364f2596d0e6b1f9e928b87e95ba6423 /src/mainboard/technexion | |
| parent | 35240ebe3c543e3ea416765d980ba8774d14754d (diff) | |
mainboards/apollolake: Set RAPL power limit PL1 value to 12W.
This patch sets tuned RAPL power limit PL1 value to
12W in acpi/dptf.asl for RAPL MSR register. With PL1
as 12W for WebGL and stream case, we measured SoC power
reaching upto 6W. Above 12W PL1 value, we observed that
Soc power going above 6W. With PL1 as 12W, system is
able to leverage full TDP capacity.
BUG=chrome-os-partner:56524
TEST=Built, booted on reef and verifed the package
power with heavy workload.
Change-Id: I8185ce890f27e29bc138ea568af536bc274fe7b8
Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-on: https://review.coreboot.org/16596
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/technexion')
0 files changed, 0 insertions, 0 deletions