summaryrefslogtreecommitdiff
path: root/src/mainboard/technexion
diff options
context:
space:
mode:
authorWANG Siyuan <wangsiyuanbuaa@gmail.com>2015-08-18 06:22:22 +0800
committerZheng Bao <zheng.bao@amd.com>2015-11-20 05:41:41 +0100
commit839d68f1019f9d1a0e57b1429bf1be4685d5e095 (patch)
tree3302801f54fec2e14905141ce9b1d0600a378ff7 /src/mainboard/technexion
parent1bb4083859b848b9ffe98ca9fdfbd10adcf482dd (diff)
AMD Bettong: refactor PCI interrupt table
1. Use write_pci_int_table to write registers 0xC00/0xC01. 2. Add GPIO, I2C and UART interrupt according "BKDG for AMD Family 15h Models 60h-6Fh Processors", 50742 Rev 3.01 - July 17, 2015 3. The interrupt valudes are moved from bettong/mptable.c. All devices work in Windows 10. Change-Id: Iad13bc02c84a5dfc7c24356436ac560f593304d7 Signed-off-by: WANG Siyuan <wangsiyuanbuaa@gmail.com> Signed-off-by: WANG Siyuan <SiYuan.Wang@amd.com> Reviewed-on: http://review.coreboot.org/11746 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Marc Jones <marc@marcjonesconsulting.com>
Diffstat (limited to 'src/mainboard/technexion')
0 files changed, 0 insertions, 0 deletions