summaryrefslogtreecommitdiff
path: root/src/mainboard/sifive
diff options
context:
space:
mode:
authorT Michael Turney <mturney@codeaurora.org>2019-03-21 14:20:52 -0700
committerJulius Werner <jwerner@chromium.org>2019-05-03 21:59:16 +0000
commitbd0b51c0be1ec2c9a5f02de3c13108c13941e2c2 (patch)
tree38ebe5c50efb4d68ed65791670a61481c6cd9fee /src/mainboard/sifive
parent101098c41a047184e3eceabca2c1baa11141f36e (diff)
sdm845: Add QCLib to RomStage to perform IP init
CB acts as I/O handler for QCLib (e.g. DDR training data) This interface allows bi-directional data flow between CB and QCLib Tested and working interfaces: DDR Training data QCLib serial console output DDR Information (base & size) limits cfg data TEST=build & run Change-Id: I073186674a1a593547d1ee1d15c7cd4fd8ad5bc1 Signed-off-by: T Michael Turney <mturney@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/25208 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/mainboard/sifive')
0 files changed, 0 insertions, 0 deletions